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[571 ABSTRACT 
A demodulator for OQPSK signals modulated with two 
unique words resolves eight possible cominbations of 
phase ambiguity which may product data error by first 
processing received IR and QR data in an integrated 
carrier loop/symbol synchronizer using a digital Costas 
loop with matched filters for correcting four of eight 
possible phase lock errors, and then the remaining four 
using a phase ambiguity resolver which detects the 
unique words to not only reverse the received IR and 
QR data channels, but to also invert (complement) the 
IR and/or QR data, or to at least complement the IR and 
QR data for systems using nontransparent codes that do 
not have rotation direction ambiguity. 
4 Claims, 9 Drawing Sheets 
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2. Nondifferential Coding 
a. Threshold Decoder 
b. Unique Word Detection 
PHASE AMBIGUITY RESOLUTION FOR OFFSET 
QPSK MODULATION SYSTEMS 
The differential coding technique for uncoded QPSK 
ORIGIN O F  THE INVENTION 5 systems is well known and reported in literature. (W. J. 
me invention described herein was made in the per- Weber, “Differential Encoding for Multiple Amplitude 
formace of work under a NASA contract, and is sub- and Phase Shift Keying Systems,” IEEE Transactions 
ject to the provisions of public Law 96-517 (35 usc on Communications, VOl. COM-26, NO. 3, March 
202) in which the antractor has elected not to retain 1978.) The differential encoder can be readily paired 
title. 10 with a differential decoder at a receiver. The receiver 
resolves the phase ambiguities based on the difference 
TECHNICAL FIELD between the detected symbol phases. Since the differ- 
n e  invention relates to an offset quaternary phase- ence is independent of the locked-in phase, the four- 
shift-keyed (OQPSK) system, and more particularly to Phase ambiguity associated with each case (normal or 
a system in which a different unique word is modulated reverse sense) disappears at the output of the decoder 
in each inphase and quadrature channel (1 and Q) during differential. This technique is very simple to implement 
transmission of the preamble ofa message, and in which and can be performed in the modem independently on 
a receiver utilizes the I an Q channel reversal correction any data acquisition equipments, but due to the “burst 
property of an O Q P ~ K  Costas loop with integrated 2o error” associated with this technique (one erroneously 
symbol synchon&ation in resolving phase ambiguity detected phase will cause two consecutive fake sym- 
conditions of the received message data bits. bols), the detection performance of the transmitted sync 
markers can be degraded seriously. 
BACKGROUNDART The unique-word detection technique was patented 
The inherent problem associated with coherent 25 by c. J. WoleJsza and E. R. Cacciamani, “Phase- 
QPSK systems is that of phase ambiguity at the re- Ambiguity Resolution in a Four-Phase PSK Communi- 
ery circuit to distinguish the reference phase from the unique words (sync words) separately modulated onto 
other phase (or phases) of the received carrier. For the two quadrature 1 and Q channels at the transmitter. 
Q P ~ K  system, there are eight possibilities of errors 3o Since there are eight possible combinations Of tWO pOS- 
caused by the recovered carrier being at the wrong sible cases (as shown in the following table), each com- 
phase and also caused by phase rotation direction bination uniquely defines one phase ambiguity condi- 
guity (Le., caused by the phase of the two channels 
being reversed) in the transmission medium. TABLE I . 
ceiver. This is due to the inability of the carrier recov- cations System,’’ U.S. Pat. NO. 3,736,507. It Utilizes tWO 
tion. 
For uncoded systems, the phase ambiguity problem 35 THE RELATIONSHIPS BETWEEN THE TRANSMITTED 
can be resolved by using the differential encoding- 
decoding technique. However, that technique causes Received Data With 
the decoded output to contain highi y correlated errors 
(double-error phenomenon) since errors almost always ’ chrner Direction Ambiguity Direction Amblgulty 
occur in pairs. An alternate method of resolving the 40 
phase ambiguity problem in the coherent QPSK sys- (Degree) IR QR IR Q R  
tems is to make use of the sync markers already existing 0 IT Qr Qr Ir 
90 -QT IT Ir -QT 
180 -1r -QT -QT -IT in the framed data transmission. 
For coded systems, the resolution of phase ambiguity 270 Qr -IT - IT  QT 
becomes more involved. For example, with the conven- 45 
tiOnal differential coding method implemented inside a The negative sign indicates the complement of the data 
forward error correcting (FEC) encoder and decoder 
pair, a burst or double error can occur, and the use of Thus, each error appearing in the two data channels of 
sync markers can result in the reduction of transmission the QPSK demodulator is uniquely defined by a partic- 
efficiency. 50 ular phase error. The unique-word detection technique 
For general discussion, phase ambiguity resolution is used to correct the errors at the outputs of the chan- 
techniques may be classified into two categories: differ- nels by monitoring and detecting the true or compli- 
ential coding technique, and nondifferential coding ment form of the two unique words. For example, if the 
technique. For an uncoded QPSK system, a nondiffer- two unique words detected are in their complement 
ential coding technique known is a “unique-word detec- 55 form, then the received data should be inverted (com- 
tion” technique. For a coded system, there are two plemented). 
known techniques, a “threshold decoder” and “unique- It should be noted that this unique-word detection 
word detection” technique. The following outlines technique does not identify the phase error of the recov- 
these techniques. ered coherent carrier which caused the errors, but cor- 
A. Uncoded QPSK Systems 60 rects the errors caused by the phase errors without 
1. Differential Coding phase rotation at 90”, 180” and 270” phase error. The 
2. Unique Word Detection sync markers already existing in the framed data trans- 
B. Coded QPSK Systems mission can be used as the unique words for resolving 
I .  Differential Coding the phase ambiguity. This unique-word detection tech- 
a. Differential Inside Forward-Error-Correcting 65 nique also has the advantage of not excluding the use of 
(FEC) with Encoder and Decoder Pair (codec) forward-error-correcting (FEC) techniques. However, 
b. Differential Outside Forward-Error-Correcting it is more complex than the differential encodingdecod- 
(FEC) with Encoder and Decoder Pair (codec) ing technique and requires a careful selection of a suit- 
A N D  RECEIVED DATA 
Phase Rotation Phase Rotation 
(Normal Sense) (Reverse Sense) 
Received Data Without 
Phase Error 
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able pattern for the unique words in order to achieve a 
low probability of false detection. Another disadvan- 
tage is that it may increase the number of noninforma- 
tion bits in the total data stream thereby increasing the 
bandwidth necessary to transmit a given amount of 
information. 
AS shown in the outline above, the differential coding 
technique for coded QPSK systems can be classified 
into two categories: (a) phase ambiguity resolution by 
differential coding inside forward-error-correcting 
(FEC) with encoder and decoder pair (codec); and (b) 
phase ambiguity resolution by differential coding out- 
side FEC codec. 
The scheme for differential coding inside an FEC 
codec has a serious degradation in the bit error rate due 
to the burst error. (G. G. Forney and E. K. Bower, “A 
High-speed Sequential Decoder: Prototype Design and 
Test,” IEEE Transactions on Communication Technol- 
ogy, Vol. COM-19, No. 5 ,  October 1971.) This is be- 
cause one erroneously detected phase will cause two 
consecutive false symbols (a burst error) even if the next 
phase is received correctly. This burst error can cause a 
bit error rate degradation of 3 dB. 
The adverse effect of the “burst error” in differential 
coding inside the FEC codec can be eliminated by using 
the well known technique of interleaving symbols. (Y. 
Tsuji, “Phase Ambiguity Resolution in a 4-Phase PSK 
Modulation System with Forward-Error-Correcting 
Convolutional Codes,” COMSAT Technical Review, 
Vol. 6, No. 2, Fall 1976.) This is because the even and 
odd symbols are encoded independently so that the 
effect of burst error is changed to random error in the 
data, thus avoiding degradation. However, it should be 
noted that without symbol interleaving, the use of the 
differential coding inside the FEC codec does not re- 
quire synchronization time to eliminate the phase ambi- 
guity for the error decoder. This technique can be used 
in either a burst signal mode or a continuous signal 
mode. With symbol interleaving, this differential coding 
inside an FEC codec does not degrade the capability of 
the FEC codec with simplified hardware. 
When differential coding is used an FEC codec, the 
bit error rate degradation due to “burst error” can be 
avoided. This is because the error correcting decoder 
does not encounter the double-error phenomenon, and 
only the bit error rate of the error-correcting decoder is 
of concern. Note that this decoder output bit error rate 
is an improved bit error rate due to error correcting 
action. Doubling the decoder output error rate results 
in a smaller bit signal-to-noise ratio loss than doubling 
the input error rate because the curve of bit error rate 
versus bit signal-to-noise ratio is steeper for the decoder 
output. 
It is important to note that phase ambiguity resolution 
by differential coding external to error-control coding is 
to be used together with the synchronizer circuit of the 
FEC decoder. However, the resolution performance 
depends on the synchronizer circuit of the FEC de- 
coder. This technique is not suitable for application to 
burst mode operations due to the relatively long time 
necessary for resolving the phase ambiguity. 
For systems using nontransparent codes that do not 
have phase rotation direction ambiguity, there is no 
need for differential encoding because the synchronizer 
itself can resolve the phase ambiguity. For systems that 
have both phase rotation direction ambiguity (reverse 
sense) and recovered carrier phase ambiguity (normal 
sense), differential coding is always required regardless 
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of the type of codes used (transparent or nontranspar- 
ent). 
As noted in the outline above, there are two nondif- 
ferential coding techniques for phase ambiguity resolu- 
tion, namely a threshold decoder technique and a 
unique-word detection technique. The threshold de- 
coder technique makes up of a synchronizer circuit that 
is inserted between the output of the QPSK demodula- 
tor and the input of a threshold decoder of a type which 
can correct a predetermined number of bit errors in a 
coded stream. (A. S .  Dohne and E. R. Cacciamani, 
“Phase Ambiguity Resolution System Using Convolu- 
tional Coding-Threshold Decoding,” U.S. Pat. No. 
3,806,647, Apr. 23, 1974.) This particular synchronizer 
performs both phase ambiguity resolution and node 
synchronization without using unique code words. This 
synchronizer includes a memory counter which has all 
possible combinations of errors caused by the phase 
ambiguity. This memory counter is controlled by cor- 
rection pulses which are generated int he synchronizer 
by an error rate detector. 
When the number of correction bits during a frame 
exceeds the number which would normally occur if the 
system were operating correctly without phase ambigu- 
ity and without incorrect node synchronization, the 
synchronizer assumes that there is a ‘problem caused 
either by phase ambiguity or node synchronization. 
Each time this occurs, the error rate decoder generates 
correction pulses. 
The correction pulses are used to advance the mem- 
ory counter through its states. It will eventually reach 
the state which makes all needed corrections since all 
possible combinations of errors are stored in the mem- 
ory counter. When all errors are corrected, there will 
no longer be errors in the bit stream applied to the 
threshold decoder, the search pulses will then no longer 
be generated, and the memory counter will remain in 
the state which provides all needed corrections. 
The threshold decoder technique improves commu- 
nications efticiency, Le., requires less bandwidth to 
transmit a given amount of information. But since the 
synchronizer has to search for the correct state out of 
all possible combinations of errors caused either by the 
phase ambiguity or node synchronization, this tech- 
nique may require a relatively long time for phase ambi- 
guity resolution. 
The unique-word detection technique has been de- 
scribed above in connection with an uncoded QPSK 
system and can be modified for use with a coded QPSK 
system. At the transmitter, the unique words are in- 
serted in a message preamble after the data has been 
encoded, and at the receiver, the unique words are 
detected before the FEC decoder. This implementation 
will allow the system to correct the errors caused by the 
phase ambiguity as described in connection with an 
uncoded QPSK system. 
In summary, one particularly well-known technique 
for resolving the phase ambiguity of QPSK systems 
utilizes two unique words that are separately modulated 
onto the quadrature channels at the transmitter. This 
technique proposes that errors associated with eight 
possible phase ambiguity conditions can be corrected by 
detecting the true or complement of two unique words 
that are separately modulated onto the two quadrature 
channels at the transmitter. Since there are eight possi- 
ble phase ambiguity conditions, correction of all errors 
by this technique requires a rather complicated circuit 
to resolve the phase ambiguity. Another technique de- 
5025,455 
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scribed by E. Cacciamani, et al., in IEEE Transactions 
on Communication Technology, Vol. COM-19, No. 6, 
December 197 1, titled "Phase-Ambiguity Resolution in 
a Four-Phase PSK Communications System," proposed 
to resolve the eight possible phase ambiguity conditions 
for offset QPSK systems, herein referred to as OQPSK. 
However, that scheme requires that proper timing be- 
tween the two unique words can be known precisely. 
Although the problem of phase ambiguity can be 
resolved by the techniques mentioned above in QPSK 
modulation systems, when unique-word detection tech- 
niques are used, the demodulator and the unique-word 
detector in a OQPSK receiver needs to be designed to 
achieve better performance while minimizing the com- 
plexity of the receiver. 
STATEMENT O F  THE INVENTION 
When an offset quaternary phase-shift-keyed 
(OQPSK) communications link is utilized, the phase 
ambiguity of the reference carrier must be resolved. At 
the transmitter, two different unique words are sepa- 
rately modulated onto the quadrature camers. At the 
receiver, the recovered carrier may have one of four 
possible phases, 0", go", 180" or 270", referenced to the 
nominally correct phase. The IF  portion of the receiver 
channel may cause a phase-sense reversal, Le., a reversal 
in the direction of phase rotation for a specified bit 
pattern. Consequently, eight possible phase relation- 
ships (the so-called eight phase ambiguity conditions of 
which one is correct) must be resolved. Using the in- 
phase (I) and quadrature (Q) channel reversal correct- 
ing property of an OQPSK Costas loop with integrated 
symbol synchronization, the four phase ambiguity con- 
ditions associated with the 90" and 270" carrier phase 
error are resolved. Thus, only the four possible phase 
ambiguity conditions associated with the 0" and 180" 
carrier phase remain, one of which is correct, namely 
the condition of 0" carrier phase error without phase 
rotation direction ambiguity in the received data. These 
remaining errors can be corrected by monitoring and 
detecting the polarity of the two unique words. The 
correction of the unique word polarities results in the 
complete phase ambiguity resolution of the OQPSK 
system. Accordingly, it is an object of this invention to 
use OQPSK modulation with two different unique 
words, one unique word in each of two quadrature (I 
and Q) channels during transmission of a preamble, and 
at the receiver to use the I/Q channel reversal correct- 
ing property of a Costas loop with an integrated symbol 
synchronizer before a unique-word detector is used to 
enhance performance of a carrier recovery system. 
This unique combination uses first a digital Costas 
loop with integrated symbol synchronizer and then the 
unique-word detection for resolving the remaking four 
of eight possible phase ambiguity conditions, one of 
which is, of course, correct. This unique combination 
improves the carrier tracking at low signal-to-noise 
ratio without the complexity of timing that is dependent 
on a parallel-to-serial conversion clock in the receiver 
for phase ambiguity resolution. 
The eight possible phase ambiguity conditions result 
in three possible types of errors: 
(a) Type 1 error: IR=ITinverted, or IR=QTinverted 
@) Type 2 error: QR=QTinverted, or QR=ITinverted 
(c) Type 3 error: IR and QR channels are switched (re- 
6 
The present invention will not identify the phase ambi- 
guities of the recovered coherent carrier that caused the 
errors, but will nevertheless correct all of the phase 
ambiguity errors. 
In the preferred embodiment, the OQPSK receiver is 
implemented by an integrated carrier loop and symbol 
synchronizer using a digital Costas loop with matched 
arm filters, and a unique-word detector. The use of a 
digital Costas loop allows the novel OQPSK communi- 
lo cation techniques to be implemented in a digital proces- 
sor where the loop gain and loop filter time constants 
may be programmable. The integrated carrier loop and 
symbol synchronizer is properly designed such that two 
of the Type 3 errors (I/Q channel reversal due to phase 
l5 ambiguities) can be corrected in the carrier tracking 
loop. For OQPSK systems with phase rotation direc- 
tion ambiguity, the use of this loop can correct two 
additional Type 1 and Type 2 errors. Hence, four phase 
2o ambiguities can be corrected by using this Costas car- 
rier tracking loop having an integrated symbol synchro- 
nizer in OQPSK systems. The remaining four phase- 
ambiguity errors are corrected by using the unique- 
word detection technique. Since only four possible 
25 combinations of phase-ambiguity errors remain for cor- 
rection by unique-word detection, the necessary correc- 
tions can be implemented with very simple Boolean 
logic circuitry. 
The novel features that are considered characteristic 
30 of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIGS. l a  and l b  illustrate block diagrams of a prior- 
art OQPSK modulator and demodulator. 
FIG. 2 illustrates a waveform diagram for the con- 
version of NRZ input data (DT) into inphase data (IT) 
40 and quadrature phase data (QT) by an offset quadrature 
pulse shift keying (QPSK) modulator. 
FIG. 3 illustrates a block diagram for an OQPSK 
modulator with unique-word modulation. 
FIG. 4 illustrates a block diagram of an OQPSK 
45 demodulator with phase ambiguity correction using a 
digital Costas loop with an integrated symbol synchro- 
nizer and phase ambiguity resolution with a unique- 
word detector in accordance with the teachings of the 
present invention. 
FIG. 5 is a block diagram of an integrated carrier 
loop/symbol synchronizer using a digital Costas loop 
with matched arm filters shown in the block diagram of 
FIG. 4. 
FIG. 6 is a block diagram of the phase ambiguity 
resolver for an OQPSK demodulator shown in FIG. 4 
with phase rotation direction ambiguity. 
FIG. 7 is a logic diagram of a decoding matrix which 
forms a part of the phase ambiguity resolver shown in 
FIGS. 8a through 8e are truth tables which explain 
the operation of the logic diagram of FIG. 7. 
FIG. 9 is a block diagram of the phase ambiguity 
resolver for an OQPSK demodulator shown in FIG. 4 
FIG. 10 is a logic diagram of a sync generator which 
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65 without phase rotation direction ambiguity. 
versed), e.g., IR=Qror IR=QTinverted, or QR=IT 
or Q~=Ij-inverted. FIG. 9. 
forms a part of the phase ambiguity resolver shown in 
7 
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DETAILED DESCRIPTION OF THE 
INVENTION 
The following presents a detailed description of a 
new OQPSK communication system and more particu- 
larly a new receiver for OQPSK modulated data having 
two different unique words separately modulated onto 
the quadrature carriers. 
Block diagrams of a conventional OQPSK moduIator 
and demodulator are illustrated in FIGS. la and lb, 
respectively. A nonreturn-to-zero (NRZ) data stream 
DT entering the modulator is converted by encoding 
and serial-to-parallel converter 1 into two separate data 
trains ITand QTthrough an encoding and serial to paral- 
lel converter 10 for IT, the inphase data stream, and 
through that converter 10 and a delay unit 12 for the 
quadrature-phase Qr, with the symbol rate Rs equal to 
half that of the incoming bit rate Rb. For the OQPSK 
modulation used in this invention, the QTdata stream is 
offset with respect to the Irdata by delaying it by an 
amount equal to the incoming signal bit duration Tb .  
Thus, if Tsis the symbol duration, then the delay is Ts/2, 
as shown in FIG. 2. The timing of the incoming data 
stream is controlled by the input clock CT. The I ~ a n d  
@data streams are separately applied to multipliers 13 
and 14, respectively. The second input to the multiplier 
13 is the carrier signal cos(oct) from the local oscillator 
15, and the second input to the multiplier 14 is the car- 
rier signal shifted by exactly go'', Le., sin(wct), where wc 
equals 2rfC and fc is the frequency of the local oscillator 
15. 
The output of each multiplier is a biphase PSK signal. 
The output of multiplier 13 has phase 0" or 180" relative 
to the carrier phase depending on whether IT=O or 
I r = l  (also symbolized by O=-IT and 1=1~).  The 
output carrier from multiplier 14 will have the phase of 
either 90" or 270" relative to the carrier phase depend- 
ing on whether QT=O or Q r = l  (also symbolized by 
O= -QT and 1 =QT). The output multipliers are then 
combined in a linear summing means 17 to yield an 
OQPSK signal. This signal is then amplified by an am- 
plifier 18 and transmitted via any suitable transmission 
medium to a receiver. At the receiver, the demodulator 
shown in FIG. l b  performs the inverse operation of the 
modulator and generates the output data stream 
DRZDT. 
For coherent OQPSK systems, a coherent carrier 
must be recovered from the received signal, and a co- 
herent clock must be reconstructed from the demodu- 
lated data waveform. A conventional OQPSK demodu- 
lator is shown in FIG. l b  and includes a bandpass filter 
and amplifier 19, balanced demodulators 20 and 21, 
carrier recovery circuit 22, low-pass fdters 24 and 25, 
clock recovery circuit 26, detectors 27 and 28 for recov- 
ery of ITand QTbit streams, delay line 19 and decoder 
and parallel-to-serial converter 30. 
The received data stream DR is not always equal to 
the transmitted data stream DT because of noise and 
phase ambiguities in the phase of the recovered carrier. 
if the carrier recovery circuit can lock on the reference 
phase of the received carrier, then IRZIT, QRzQTand 
there will be no error, D R z D ~  However, for the re- 
ceived data without phase rotation direction ambiguity, 
the received carrier has four possible phases relative to 
the reference carrier phase; the receiver can lock on any 
of the four phases. For received data with phase rota- 
tion direction ambiguity, there are four additional possi- 
ble phases relative to the reference carrier, as noted 
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above in the general discussion of the background art, 
and the receiver can lock on any of the eight phases 
associated with it. 
As described in that earlier discussion of the prior art, 
these eight unique combinations uniquely define the 
phase ambiguities which are combinations of the three 
specific types of errors mentioned above, namely Type 
1, Type 2, and Type 3. The classification of the phase 
ambiguities into three definable errors allows the con- 
cepts of (1) integrated carrier loop/symbol synchroni- 
zation, and (2) unique-word detection to be combined in 
an OQPSK system for resolving the eight possible 
phase ambiguity conditions. AS noted above in the 
Statement of the Invention, four conditions can be re- 
solved by utilizing an integrated carrier loop/signal 
synchronizer implemented with a digital Costas loop 
having matched arm filters. The remaining four condi- 
tions are resolved by utilizing the unique-word detec- 
tion technique. 
Generalized block diagrams of the OQPSK modula- 
tor and demodulator with phase-ambiguity correction 
in accordance with the teachings of the present inven- 
tion are shown in FIGS. 3 and 4, respectively. As illus- 
trated in FIG. 3, the block diagram for this modulator is 
very similar to the conventional OQPSK modulator 
shown in FIG. la. An important difference is the unique 
code-word generators 31, 32 for inserting the unique 
words I, and Q, into the quadrature bit streams ITand 
QT. The encoding and serial-to-parallel converter 10 of 
the modulator shown in FIG. la is modified (hence 
identified in this figure by the reference numeral 10') 
only to the extent of periodically inserting different 
code words I, and Q, in the data stream. A control 
signal at the data source 33 periodically interrupts the 
input data stream and enables the code words I, and Q, 
to be serially transmitted in parallel. In practice the 
code words blocks 31 and 32 would be implemented as 
part of the data source 33. The balance of the OQPSK 
modulator is the same as the prior-art OQPSK modula- 
tor shown in FIG. l a  and therefore identified by the 
same reference numerals. Although the unique-word 
detection technique for phase-ambiguity resolution in a 
QPSK communication system has been known, as noted 
in the above discussion of background art, its role in the 
present invention is unique, and so the block diagram of 
FIG. 3 is unique. Each of the unique words I, and Q, 
has length N, and is periodically clocked by an input 
clock CTinto the data streams ITand Qr, respectively. 
It should be noted that the unique code words can be 
used as the synchronization symbols. 
Through recent developments in digital technology, 
digital implementation of the Costas loop is becoming 
increasingly more attractive. Advantages of the digital 
Costas loop include its relative insensitivity to tempera- 
ture variations and aging, and the ability to program its 
loop parameters, such as loop gain and loop filter time 
constants. Utilizing this technology, an integrated car- 
riedsymbol synchronization system based on a digital 
decision feedback is proposed for a carrier recovery 
loop. A block diagram for a new OQPSK demodulator 
is shown in FIG. 4 in which those blocks common to 
the prior-art demodulator of FIG. 16 are identified by 
the same reference numerals. New components added 
in this invention are: A D  converters 38, 39; integrated 
carrier loop/symbol synchronizer using digital Costas 
loop with matched arm filters 40; a numerically con- 
trolled oscillator (N.C.O.) 42; and a phase ambiguity 
resolver 44. The carrier recovery and clock recovery 
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loops of the prior-art demodulator of FIG. la are re- 
placed by the integrated carrier loop/symbol synchro- 
nizer 40. 
In operation, the integrated carrier loop/symbol syn- 
chronizer 40 (using a digital Costas loop with matched 
arm filters) will be responsible for resolving four phase 
ambiguities, two due to received data without phase 
rotation direction ambiguity (normal sense) and two 
due to received data with phase rotation direction ambi- 
guity (reverse sense). See Table I above. The phase- 
ambiguity resolver 44 will resolve the other four of 
eight possible phase ambiguities. 
A preferred implementation of the integrated carrier 
loop/symbol synchronizer is illustrated in FIG. 5. This 
figure shows details of the carrier recovery loop struc- 
ture. It also shows how the carrier phase and symbol 
synchronization can be derived jointly. The illustrated 
carrier recovery loop comprises inphase and quadrature 
accumulators 46 and 48, quadrature delay units 51 and 
55, symbol synchronizer 50, multipliers 53 and 54, linear 
adder 56 and loop filter 57. 
The sampled baseband signals I(n) and Q(n) from the 
respective inphase and quadrature A D  converters 38 
and 39 (FIG. 4) are routed to the respective inphase and 
quadrature accumulators 46 and 48, respectively. It 
should be noted here that the inphase accumulator 46 
consists of accumulate-and-dump circuits 46a, 466, and 
the quadrature accumulator 48 consists of accumulate- 
and-dump circuits Mu, 48b. The inphase accumulator 
46 is synchronized with the inphase data stream by 
timing from the symbol synchronizer 50. The inphase 
accumulator 46 produces two signals, IXn) and I&). 
The quadrature accumulator 48 synchronized by timing 
from the symbol synchronizer delayed by the unit 51 
produces Qdn) and Ql{n). Note that the symbol syn- 
chronizer also derives a data reference clock CR. 
The estimates of symbol polarity dl(n) and d2(n) for 
the inphase and quadrature channels, respectively, are 
produced by passing IXn) and QXn) through the hard 
limiters 49 and 52, respectively. The inphase estimate of 
the symbol polarity from the hard limiter 49 is used as 
the feedback signal to control the timing output of the 
symbol synchronizer 50. Also, both dl(n) and d2(n) are 
separately applied to the inphase and quadrature multi- 
pliers 53 and 54, respectively. 
The second input to the inphase multiplier 53 is the 
output of accumulate-and-dump circuit 46b, and the 
second input to the quadrature multiplier 54 is the out- 
10 
two phase ambiguity conditions for received data with- 
out phase rotation ambiguity (Type 3 errors), and two 
additional phase ambiguity conditions for received data 
with phase rotation direction ambiguity. A ratio of 
5 Br/B2Z 10 has proved that the loop can avoid the lock 
points at 90" and 270" successfully. Since this carrier 
tracking loop can avoid 90" and 270" lock points, the 
relationships between the transmitted and received data 
for the system described in FIGS. 3 and 4 will be differ- 
10 ent from that shown in Table I. For this case, the effect 
of an incorrect recovered-camer phase on the demodu- 
lated data is shown in Table 11. 
TABLE I1 
15 THE RELATIONSHIPS BETWEEN THE TRANSMITTED 
AND RECEIVED DATA (FOR OQPSK SYSTEM 
WITH AND WITHOUT PHASE ROTATION DIRECTION 
AMBIGUITY) 
Received Data With 
20 Carrier Direction Ambiguity Direction Ambiguity 
Received Data Without 
Phase Rotation Phase Rotation 
Phase Error (Normal Sense) (Reverse Sense) 
(Degree) IR QR IR QR 
0 IT Qr Qr IT  
180 -IT -Qr -QT - I T  
Translating the above Table I1 relationships into the 
effects they create on the demodulated data in the in- 
phase and quadrature channels, it can be seen that there 
remain only three phase ambiguity conditions but cause 
30 errors, and that these three errors are the three unique 
combinations of the three types of errors mentioned 
previously. The three definable errors are: (1) IR = -IT 
and Q ~ = - Q ~ f r o m  the first column of Table I, Le., 
received data without phase rotation ambiguity, or (2) 
35 IR=QT, and QR=IT, and (3) IR= -QT, and QR= -IT 
from the second column of Table I, Le., received data 
with phase rotation ambiguity. Only IR=IT and 
Q R = Q T ~ ~ ~  correct.
A complete resolution of the phase ambiguity is ac- 
40 complished by detecting the presence of individual 
phase ambiguity conditions and correcting the resulting 
three errors in the phase-ambiguity resolver 44 (FIG. 4) 
using the unique word detection technique, Le., by mon- 
itoring and detecting the unique words I, and Q, in the 
45 quadrature channels. If -1, and -Qu are detected in 
the I and Q channels, respectively, thus indicating that 
the data in these channels are inverted without phase 
rotation, the error can be corrected directly by invert- 
25 
put of accumulate-and-dump circuit 48a The output of ing the channel outputs prior to serializing the two-bit- 
inphase multiplier 53 is delayed by the delay unit 55. 50 parallel data into serial DR. Similarly, if -Qu and -I, 
The delayed output of the multiplier 53 and the output are detected in the I and Q channels, respectively, thus 
of the quadrature multiplier 54 are added by a linear indicating that the data in these channels are inverted 
adder 56 to produce a tracking error signal e(n). After with phase rotation, the data in these channels may be 
filtering by the loop filter 57, the error signal is fed back corrected by both inverting and reversing the data 
to the numerical controlled oscillator (N.C.O.) 42 55 channels. 
shown in FIG. 4, thus closing the phase-locked loop of The block diagram of the phase-ambiguity resolver 
the receiver. 44 in FIG. 6 will now be described. The phase- 
It has been shown by Bruce F. McGriffi and Paul- ambiguity resolver 44 comprises: inverters 58, 59 60; 
man Kwong, "I/Q Channel Reversal Correcting Prop- gating means 61, 62,63; parallel-to-serial converter 64b; 
erties of an SQPSK Costas Loop with Integrated Sym- 60 flip-flop circuits 65, 66, 72; cross-coupling gate 67; I, 
bo1 Synchronization," IEEE Trans. on Commun., Vol. correlator 69; Q, correlator 70; shift register 71; and 
36, pp. 1082-1086, September, 1988, that for a ratio of decoding matrix 68. 
carrier loop bandwidth (Bt) to symbol synchronization In normal operation, the received IR and QR data 
loop bandwidth (BJ much greater than one, Le., streams are fed uninverted through gates 61 and 62, 
(BO, )>  > 1, the integrated carrier tracking loop of 65 respectively, to be combined by a parallel-to-serial con- 
FIG. 5 can avoid the lock points at 90' to 2700, thereby verter 64 into a serial output data stream DR in which an 
achieving automatic I/Q channel reversal correction. IR bit precedes the QR bit. The interlacing of IR and QR 
Consequently, this carrier tracking loop can resolve bits to the shift register 70 in that order is controlled by 
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a clock CR recovered from the received data signal. DR is not correct; Qriprecedes Iriby one bit time, etc. In 
Each of the gates 61 and 62 is adapted to pass the data this case, the correlators 69 and 70 will first detect Q, 
either directly or after inversion by respective inverters followed one bit later by I,. The decoding matrix will 
58 and 59, to the parallel-to-serial converter. Control of generate a “reverse IR & QR” control signal to toggle 
gates 61 and 62 is accomplished via the outputs of flip- 5 T-type flip-flop 72, causing a state reversal of the select 
flops 65 and 66, respectively. The output data stream gate 63 and pass the inverted recovered-clock pulses to 
DR is also applied to the shift register 71 which has 2N the parallel-to-serial converter 64 to cause a reversal of 
stages, where N is the length of each unique code word. the data channels at the serial output of the converter 
If the data bits are received without phase error,’ the 64. 
shift register 71 enters the bits in the order shown start- 10 Consider the fourth possible ambiguity condition in 
ing with Ir1 and concluding with Qm. Table I1 for which IR=-QT, and QR=-IT. In this 
Note that each squarewave clock pulse CR enters a case, the data channels are both inverted and reversed. 
data bit Irl at the leading edge and a data bit Qri at the Again the correlators 69 and 70 will detect -Qu, fol- 
trailing edge so that for N clock pulses C,+ through Cm lowed one bit later -I,, and send the representative 
there will be stored 2N interlaced data bits as shown. 15 logic signals through cross-coupling gate 67 to toggle 
If the unique words 1,and Q,entered in the respective flip-flop circuits 65 and 66. At the same time, the decod- 
correlators 69 and 70 correlate with the I, and Q, bits ing matrix will also generate a “reverse IR & QR” con- 
stored, I, and Q, signals are transmitted to the decoding trol signal to toggle flip-flop 72, causing a reversal of 
matrix. If the unique words 1,and Q,entered in the shift the data channels at the output of converter 64. The in 
register correspond only with the compliments of 1,and 20 phase and quadrature data channels must not only be 
Q, bits stored in the correlators 69 and 70 -Iu and reversed but must also be inverted to be correct. Since 
-Qu signals are transmitted to the decoding matrix. IR and QR are passing through gates 62 and 61, respec- 
This correlation function is readily implemented in each tively, to the converter 64 rather than gates 61 and 62, 
correlator with N logic gates which compare I, with I, respectively, the “invert IR” signal must toggle flip-flop 
and N logic gates that compare I, with -Iu and simi- 25 66 rather than 65, and the “invert QR” control signal 
larly two sets of N logic gates that compare Qr with Q, must toggle flip-flop 65 rather than 66. This is taken 
and with -Q,. Correlators so implemented would not care of by the cross-coupling gate 67. The switching of 
tolerate a single dropped bit error. Therefore to design the flip-flop 72 causes a reversal in the connections 
some tolerance into the correlators, the outputs of each between the two input terminals and the two output 
set of N logic gates may be effectively summed and at 30 terminals of the cross-coupling gate 67 while at the 
any time ti that the sum is equal to N- 1 or N-2 de- same time switching the select gate 63 to reverse the 
pending on the degree of tolerance, for example, the order of QT and IT within the converter 64 out to the 
corresponding correlator output signal is generated. All shift register 71. 
of this occurs automatically each time a preamble that The block diagram of the decoding matrix 68 shown 
precedes a block of data is received since the unique 35 in FIG. 7 is responsible for providing (1) sync pulses for 
code words are inserted into each preamble. data synchronization purposes in blocks 64, 67, 69, 70 
Consider the first two possible phase ambiguity con- and 71 of FIG. 6; and (2) a “reverse IR & QR” control 
ditions of Table 11 for which IR=IT, QR=QTand IR=- signal. The sync pulses may also be used for synchroni- 
-IT, QR= -QT. For these two conditions, the order of zation of data processing equipment utilizing the data 
the bits in the output data stream DR is correct, Le., I,+ 40 output, DR. The decoding matrix 68 is comprised of 
precedes Qri by one bit, I4i+ 1) precedes Q4i+ 1) by one one-bit-delay units 73 and 74, AND gates 75, 76,77 and 
bit, and so on. The only error occurs when both of the 78, and OR gates 79 and 80. Operation of the decoding 
data streams are inverted. Let time t = b  be defined as matrix 68 is defined by the truth tables shown in FIGS. 
the time when the shift register 71 is fully loaded with 8a through 8e for the respective AND gates 75 through 
two unique received words I, and Q, interlaced as 45 78. In order to insure a proper lock in the input-output 
shown in FIG. 6. Because the stages of correlators 69 connections of the cross-coupling gate 67 (FIG. 6), a 
and 70 are connected to every other stage of shift regis- one bit delay is provided at the input of each AND gate 
ter 71, at time to only the Q, correlator 70 is looking at 77 and 78 that are coupled to cross-coupling gate 67 by 
its corresponding unique word prestored in the correla- the OR gate 80. From FIGS. 84 through 8d it may be 
tor 70. The Qu correlator will provide either a logic 5 0  seen that any condition of Iu.Qu; -I,.-Q,; Iu’QuDelayed 
output Qu on the plus (+) output line or -Qu on the and --Iu*-QuD&yed will produce a sync pulse, but if 
minus (-) output line. At one bit time earlier t=to-l, phase rotation direction ambiguity is required for the 
the 1, correlator 69 will similarly detect the I, unique condition Iu*QuDe/ayed or -Iu.-Iu&/ayed, or both of 
word in the shift register and produce either a logic those two conditions, the output of OR gate 80 will be 
output I, on the plus (+) output line or -1, on the 55 true to deliver a “reverse IR & QR” control signal. 
negative (-) output line. If the correlators 69 and 70 If the relationship between the transmitter local fre- 
detect 1,and Q,, respectively, no action is taken. If both quency and the receiver local frequency is predeter- 
IR= -1Tand QR= -Qr, the correlators 69 and 70 will mined for the phase rotation direction ambiguity shown 
detect -1, and -Qu, respectively, and send the repre- in the first column of Table I1 above, phase rotation 
sentative logic signals through cross-coupling gate 67 60 direction ambiguity can be avoided, and the phase- 
and toggle T-type flip-flop circuits 65 and 66. The ambiguity correction system can be redesigned. FIG. 9 
changes in outputs from flip-flop circuits 65 and 66 will shows a block diagram of a redesigned system. 
reverse the state of the select gates 61 and 62 and pass The redesigned system is illustrated in FIG. 9 with 
the data streams - 1 ~  and -QR, respectively, to paral- the same reference numerals as in FIG. 6 because, as 
lel-to-serial converter 64. 65 will become more apparent from the following descrip- 
Consider the third possible phase ambiguity condi- tion, the difference is the omission of the cross-coupling 
tion in Table I1 for which IR=QT, and QR=IT. For this gate 67, inverter 60, gate 63 and flip flop 72. The omit- 
condition, order of the bits in the output data stream ted elements are involved in inverting IR and QR, and in 
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reversing IR and QR, neither of which is required for tors connected to receive data from said means of 
resolving phase ambiguity when the phase relationship said receiver for detecting said inphase and quadra- 
between the transmit local frequency and the received ture data channels, respectively, said integrated 
local frequency is known and constant. symbol synchronizer being connected to receive 
In normal operation, the IR and QR data streams are 5 the output of said inphase accumulator and pro- 
fed through gates 61 and 62, respectively, to combine duce said synchronizing signal, said integrated 
the data by parallel-to-serial converter 64, and produce symbol synchronizer being connected to provide 
an output data stream DR in which the IR bit precedes said synchronizing signal as a feedback to said 
the QR bit. Each of the gates 61 and 62 is adapted to pass inphase accumulator and with a delay of one half a 
the data directly or after inversion by inverters 58 and 10 bit symbol duration time Ts to a quadrature accu- 
59 to the parallel-to-serial converter 64. Control of gates mulator for correcting synchronization timing, 
61 and 62 is accomplished via the outputs of the flip-flop thereby resolving four-phase ambiguity conditions 
circuits 65 and 66, respectively. The output data stream using the inphase and quadrature channel reversal 
DR is also applied to the shift register 71 which has 2N correcting property of said Costas loop with said 
stages, where N is the length of the unique codeword. 15 integrated symbol synchronizer to correct errors 
Consider the only error shown in Table I1 to be associated with 90" and 270" carrier phase errors, 
IR= -IT and QR= -QT. For this combination, the and 
order of the bits in the output data stream DR is correct, a phase ambiguity resolver connected to receive said 
Le., 1,. precedes Q d  by one bit, and so on. The error inphase and quadrature data channels of said track- 
occurs only when both of the data streams are inverted. 20 ing means in which 90" and 270" carrier phase 
Let time, t = b  be defined as the time when the shift errors have been corrected, said phase ambiguity 
register 71 is fully loaded with two unique words, I, and resolver including 
Q,, interlaced as shown in FIG. 9. Because the stages of unique inphase word detector means and unique 
correlators 69 and 70 are connected to every other stage quadrature word detector means for separately 
of shift register 71, at time to only the correlator 70 is 25 determining when said unique inphase and quad- 
detecting at its output terminals the corresponding rature words are received with bits 180" out of 
unique word Q,. The correlator 70 will provide either a phase, 
logic output Q,  on the plug (+) output line or -Q, on means connected to said unique inphase word de- 
the minus (-) output line. tector means and said unique quadrature word 
detector means for resolving phase ambiguity by 
detect the I, unique word and produce either a logic separately inverting inphase and quadrature data 
output I, on the plus (+) output line or -1, on the bits thereby to so complement said bits as to 
negative (-) output line. If the correlators 69 and 70 correspond to bits of said unique words, 
detect I, and Q,, respectively, no action is taken. If whereby remaining phase ambiguity conditions 
IR=-IT, and QR and -QT, the correlators 69 and 70 35 associated with 0" and 180" carrier phase error 
will detect -I, and -Q,, respectively, and send the are resolved, wherein each of said unique word 
representative logic signals to toggle flip-flops 65 and detector means is comprised of 
66. The changes in outputs from flip-flops 65 and 66 will means for separately correlating said unique 
reverse the state of the gates 61 and 62 and pass the data inphase and quadrature words received with 
streams - 1 ~  and -QR,  respectively, to parallel-to- 40 corresponding unique inphase and quadrature 
serial converter 64 from the inverters 58 and 59. words transmitted, and 
A simple example of the sync generator 68' is illus- means responsive to said means for correlating 
trated in FIG. 10. It is comprised of AND gates 75 and said unique inphase and quadrature words 
86 and OR gate 79. Each pair of corresponding I, and received for inverting data bits of a corre- 
Q, code words detected, inverted (complemented) or 45 sponding one of said inphase and quadrature 
not produce a sync pulse. The decoding matrix of the data channels received thereafter, and 
first embodiment in FIG. 6 is thus reduced to being a means responsive to said means for separately 
sync generator 68' by omission of elements, leaving correlating said inphase and said quadrature 
only those two AND gates and one OR gate of the phase unique words for generating synchro- 
decoding matrix 68 in FIG; 7 since there will be no need 50 nizing pulses for demodulated data bits re- 
to even reverse IR and QR. ceived thereafter. 
2. A combination as defined in claim 1 wherein said 
inphase word detector means and said unique quadra- 
ture word detector means is comprised of 
parallel to serial converter means connected to re- 
ceive data bits of said inphase and quadrature data 
channels for converting two streams of inphase and 
quadrature phase data bits from said inphase and 
quadrature receiver channels of said demodulator 
from said two streams of data bits into one stream 
of interlaced data bits of said unique inphase and 
quadrature phase words, 
a shift register means connected to receive said inter- 
laced unique inphase and quadrature phase words 
in series, 
inphase unique word correlator means connected to 
every other stage of said shift register means start- 
ing with the second stage to receive data bits for 
At time t = b 1  (one bit earlier), the correlator 69 will 30 
. 
I claim: 
1. In an offset quaternary phase-shift-keyed modula- 
tion system for digital communications, wherein unique 
inphase and quadrature words are separately modulated 55 
onto respective inphase and quadrature channels of a 
preamble before combining the channels to form a 
quadraphase modulated carrier for transmission of data 
bits of a quaternary phase-shift-keyed modulated mes- 
sage, and in which a receiver includes means for detect- 60 
ing said inphase and quadrature data channels of the 
received data from said quadraphase modulated carrier, 
an improvement in said receiver comprising 
means for tracking the phase of said modulated car- 
rier and deriving a synchronization signal, said 65 
tracking means comprising a digital Costas loop 
and an integrated symbol synchronizer, said Costas 
loop comprising inphase and quadrature accumula- 
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correlating said unique inphase word to provide a 
plus output signal when said unique inphase word 
received correlates with said inphase unique word 
modulated at said transmitter, and a minus output 
signal when said unique inphase word received 5 
does not so correlate, 
decoding matrix means connected to an Output Signal 
at said minus OutPutte-al of said inphase unique 
word correlation means for inverting inphase data 
bits received after said inphase unique word has 10 correlator 
been received in said register, 
for detecting when both said inphase and quadra- 
ture phase unique word correlator means produce 
a signal at respective minus output terminals, and 
an OR gate connected to an output signal from said 
first and second AND gates for producing said 
sync pulse. 
4. A combination as defined in claim 3 wherein said 
phase ambiguity resolver further includes said decoding 
matrix means connected to said inphase unique word 
and said quadrature phase unique 
word correlation means for producing a reverse control 
ture channels have been reversed, and cross-coupling 
means connected to said reverse control signal for cross 
the inphase and quadrature data bits received 
respective plus and minus output terminals of said in- 
phase word correlator means and said quadrature phase 
a third AND gate connected to said plus output ter- 
minal of said inphase unique word correlation 
means, 
a one-bit delay means coupling said plus output termi- 
quadrature phase unique word comelator means con- signal when data received in said inphase and quadra- 
t' every Other stage Of said shift register 
with the first stage to receive data 
bits for correlating said unique quadrature word to 1s 
when said unique inphase word received correlates 
with said quadrature phase unique word modulated 
at said transmitter, and an output signal at a minus 
received does not so correlate, 
said decoding matrix means connected to said output 
signals at said minus output terminal of said quadra- 
ture phase unique word correlation for in- 
said quadrature phase unique word has been re- 
ceived, and 
signal generator means for generating a sync pulse 
after said inphase and quadrature phase unique 
words have been received and correlated. 
3. A combination as defined in claim 2 wherein said 
a first AND gate connected to said plus output in- 
phase and quadrature unique word correlators for 
detecting when both said inphase and said quadra- 35 
ture phase unique word correlator means produce 
a signal at respective plus output terminals, 
a second AND gate connected to said minus output 
provide an Output at a Plus Output from said demodulator in response to output signals at 
output terminal if said unique quadrature word 20 unique word correlator 
verting quadrature phase data bits received after 25 nal of said quadrature phase unique word correla- 
tion means to said third AND gate, 
a fourth AND gate connected to said minus output 
terminal of said inphase unique word correlation 
means, 
a one-bit delay means coupling said minus output 
terminal of said quadrature phase unique word 
correlation means to said fourth AND gate, and 
a second OR gate connected to outputs of said third 
and fourth 'AND gates to provide said reverse 
control signal, and 
wherein said OR gate for producing said sync pulse 
has third and fourth input terminals connected of 
said third and fourth AND gates. 
30 
signal generator means is comprised of 
inphase and quadrature unique word correlators 9 4 4 0 8  
40 
4s 
so 
55 
60 
65 
